UNCLASSIFIED

Defense Technical Information Center Compilation Part Notice

ADP012847

TITLE: Noise in Metallic Set Transistors of the Different Contact Area Between their Islands and a Substrate

DISTRIBUTION: Approved for public release, distribution unlimited Availability: Hard copy only.

This paper is part of the following report:

TITLE: Nanostructures: Physics and Technology International Symposium [6th] held in St. Petersburg, Russia on June 22-26, 1998 Proceedings

To order the complete compilation report, use: ADA406591

The component part is provided here to allow users access to individually authored sections of proceedings, annals, symposia, etc. However, the component should be considered within the context of the overall compilation report and not as a stand-alone technical report.

The following component part numbers comprise the compilation report: ADP012712 thru ADP012852

UNCLASSIFIED

Noise in metallic set transistors of the different contact area between their islands and a substrate

V. A. Krupenin†, *D. E. Presnov*†, M. N. Savvateev†, H. Scherer‡, A. B. Zorin‡ and J. Niemeyer‡

† Laboratory of Cryoelectronics, Moscow State University, 119899 Moscow, Russia ‡ Physikalisch-Technische Bundesanstalt, Bundesallee 100,

D-38116 Braunschweig, Germany

The problem of background charge fluctuations in Single Electron Tunneling (SET) circuits is put in the forefront in recent investigations of SET devices. At low frequencies, these fluctuations substantially dominate over intrinsic fluctuations in SET devices and are usually characterized by a 1/f spectrum with a roll-off frequency of $0.1 \div 1$ kHz and intensity of $10^{-4} \div 10^{-3} e/\sqrt{Hz}$ at 10 Hz (see, for example, [1] and refs. therein). Such fluctuations can dramatically depress the performance of SET devices. For instance, they superimpose the limitation on sensitivity of an SET transistor used as an electrometer [2].

Although the intensity of background charge noise depends on many factors and widely varies from sample to sample, it was noticed a trend of its increase with the island size [3]. This might be qualitatively explained by the important role the substrate plays as a source of charge fluctuations. In particular, recent measurements using Albased SET electrometers of stacked design [4] showed that the noise level can be decreased down to the value of $2.5 \cdot 10^{-5} e / \sqrt{Hz}$ at 10 Hz.

The aim of this work was to systematically examine SET transistors with different contacting areas between transistor islands and the substrate (keeping their electric parameters nominally similar). These areas varied from 50% to almost zero of the total island area (Fig. 1). The transistor 4 (Fig. 1) was practically insensitive to charge noise sources located in a substrate. Four chips (A-D), each comprising a series of four transistors (1-4), have been fabricated and studied.




Fig 1. Four transistor structures with different island/substrate contact area.

The Al film structures (Fig. 2) with $Al/AlO_x/Al$ tunnel junctions were fabricated on a Si substrate buffered by sputtered Al_2O_3 layer 200 nm thick. The e-beam lithography

ND.03 501




Fig 2. SEM image of the experimental structure.

Table 1. Noise level vs the island/substrate contact area for transistors on chip B at I = 50 pA.

transistor number	1	2	3	4
Nominal contact area of an island to the				
substrate (% of total island area)	50	40	20	0
Charge noise at 10 Hz, $10^{-5}e/\sqrt{Hz}$	25	14	11	7

and traditional shadow evaporation technique were used for the fabrication process. There were three successive deposition cycles in-situ with different angles and two oxidation processes in between. The characteristics of the sample were measured in a dilution refrigerator at the bath temperature T=25 mK. The samples were voltage biased and the current I was measured. The noise floor of the setup was of the order of $20 \text{ fA}/\sqrt{Hz}$ at 10 Hz. SEM image of the experimental structure.

In all measured samples the noise level showed strong dependence on the contact area between the island and the substrate: the transistors with smaller contact area produce definitely less noise (see Table 1). At lower values of transport current I the equivalent charge noise of the transistors, which had no contact with the substrate (configuration 4 in Fig. 1), turned out to be suprisingly low for all the samples (see Table 2).

Table 2. The noise level of the samples of stacked design (transistor 4 in Fig. 1) at $I = 20 \div 30$ pA.

chip	A	В	С	D
Charge noise at 10 Hz, $10^{-5}e/\sqrt{Hz}$	2.5	4	7	5
Energy sensitivity	230	500	1200	800

502 Nanostructure Devices

However, the measured noise levels are still higher than the fundamental noise floor, determined by shot noise [2] (and evaluated for our transistors as $3 \cdot 10^{-6} e / \sqrt{Hz}$. Thus, we attribute the observed noise to fluctuations of both the background charges inside the tunnel barriers and tunnel conductances [5]. The latter manifest themselves in an anomalous noise dependence on a polarization charge on the island.

This work is supported in part by the Russian Scientific Program "Physics of Solid State Nanostructures", the Russian Fund for Fundamental Research, the German BMBF and the EU (SMT Research Project SETamp).

References

- A. B. Zorin, F.-J.Ahlers, J. Niemeyer, T. Weimann, H. Wolf, V. A. Krupenin and S. V. Lotkhov, *Phys. Rev. B* 53 13682 (1996).
- [2] A. N. Korotkov, D. V. Averin, K. K. Likharev and S. A. Vasenko, in: *Single Electron Tunneling and Mesoscopic Devices*, ed. by H. Koch and H. Lbbig (Springer-Verlag, Berlin, 1992), p. 45.
- [3] S. M. Verbrugh, M. L. Benhamadi, E. H. Visscher and J.E. Mooij, J. Appl. Phys. 78 2830 (1995).
- [4] V. A. Krupenin, D. E. Presnov, M. N. Savvateev, H. Scherer, A. B. Zorin, J. Niemeyer, IX Trilateral German-Russian-Ukrainian Seminar on High-Temperature Superconductivity, Nizhny Novgorod, 11-15.09 1997, p. 64.
- [5] V. A. Krupenin, D. E. Presnov, H. Scherer, A. B. Zorin and J. Niemeyer, Submitted to *Phys. Rev. Lett.* (1997).